Repository logoCyprus University of Technology
Log In(current)
Ελληνικά
English
  1. Home
  2. Cyprus University of Technology (Research Output)
  3. Άρθρα/Articles
  4. FPGA-Accelerated ϵ-Greedy Ant Colony Optimisation for Maritime Bearings-Only Nonlinear Target Motion Analysis
  • Details

FPGA-Accelerated ϵ-Greedy Ant Colony Optimisation for Maritime Bearings-Only Nonlinear Target Motion Analysis

Journal
IEEE Access
Date Issued
2025
Author(s)
Deliparaschos, Kyriakos M.  
Oliva, Gabriele  
DOI
10.1109/ACCESS.2025.3626686
Abstract
Bearings-Only Target Motion Analysis (BOTMA) is challenging due to nonlinear dynamics, noisy angle-only sensing, and the nonconvexity of maximum-likelihood estimation (MLE). We present a System-on-Chip (SoC) Field-programmable gate array (FPGA) implementation of an Ant Colony Optimisation (ACO) that solves the BOTMA–MLE problem under nonlinear target-motion models in real time. Specifically, we consider an ϵ -greedy ACO ( ϵG-ACO), where with probability 1 - ϵ the next component is selected according to pheromone-guided probabilities, while with probability ϵ it is chosen uniformly at random, thus balancing exploitation and exploration. The design targets a PYNQ-Z1 board (AMD Zynq-7000), where a high-level synthesis (HLS)-generated ACO intellectual property (IP) core communicates with the ARM processing system via Advanced eXtensible Interface (AXI) direct memory access (DMA) and AXI-Stream, enabling high-throughput, low-latency evaluation of candidate solutions. We validate the approach on synthetic trajectories (constant velocity, constant acceleration, and constant jerk) and on a real-world track based on Automatic Identification System (AIS) data, considering a number of parameters for the ship motion ranging from four to eight. Across all cases, the FPGA solution attains estimation accuracy comparable to Python and C++ baselines while dramatically reducing runtime: up to about x 119 over a C++ implementation and up to x 2281 over a Python implementation on a machine equipped with a Silicon M4 Pro 14-core CPU and 24 GB of unified RAM. On-chip power for the 8-parameter implementation is approximately 2.47 W, with the processing system dominating the dynamic power. The design fits comfortably on the XC7Z020 device, utilising about 56% of look-up tables (LUTs), 21% of block RAM (BRAM), and 85% of digital signal processors (DSPs), leaving headroom for future extensions. These results show that coupling metaheuristic optimisation with SoC-FPGA acceleration is a practical route to real-time BOTMA under realistic, nonlinear motion, particularly in resource-constrained embedded settings.
Subjects

SoC-FPGA

high-level synthesis ...

maritime security

estimation

bearings-only target ...

ant colony optimisati...

ϵ-greedy

maximum likelihood es...

real-time embedded sy...

File(s)
Thumbnail Image
Name

FPGA-Accelerated_-Greedy_Ant_Colony_Optimisation_for_Maritime_Bearings-Only_Nonlinear_Target_Motion_Analysis.pdf

Size

3.06 MB

Format

Adobe PDF

Checksum (MD5)

63385629ec559a16ef073799961a2d20

Explore by
  • Collections
  • Research Outputs
  • Researchers
  • Faculty & Departments
  • Theses
  • Patents
  • Projects
  • Journals
  • Conferences
Useful Links
  • Researcher Portfolio Guide
  • Researcher Profile
  • Create an ORCID ID
  • CUT Open Access Author Fund
  • ETDS Guide
Copyright Policies

Use Sherpa/Romeo to find publisher copyright policies

Go
Go
  • SPARC Author Addendum Engine
  • National Open Access Policy in Cyprus
Deposit your work to Ktisis
  • Self-archiving. Please sign in to Ktisis.
  • Email your work to:
    library.dspace@cut.ac.cy
  • Contact your subject librarian

Member of

OpenAIREre3dataOpenDOARCOREDART
Cyprus University of Technology
Library and
Information
Services

Copyright © 2022 - Library and Information Services Feedback - Built with DSpace-CRIS - 4Science

  • Accessibility settings
  • Privacy policy
  • End User Agreement
COAR NotifyCOAR Notify