Παρακαλώ χρησιμοποιήστε αυτό το αναγνωριστικό για να παραπέμψετε ή να δημιουργήσετε σύνδεσμο προς αυτό το τεκμήριο:
https://hdl.handle.net/20.500.14279/9699
Πεδίο DC | Τιμή | Γλώσσα |
---|---|---|
dc.contributor.author | Athanasiou, George S. | - |
dc.contributor.author | Michail, Harris | - |
dc.contributor.author | Theodoridis, George | - |
dc.contributor.author | Goutis, Costas E. | - |
dc.date.accessioned | 2017-02-15T14:22:09Z | - |
dc.date.available | 2017-02-15T14:22:09Z | - |
dc.date.issued | 2014-03 | - |
dc.identifier.citation | IET Computers and Digital Techniques, vol. 8, no. 2, 2014, pp. 70-82 | en_US |
dc.identifier.issn | 17518601 | - |
dc.identifier.uri | https://hdl.handle.net/20.500.14279/9699 | - |
dc.description.abstract | In this study, novel pipelined architectures, optimised in terms of throughput and throughput/area factors, for the SHA-512 cryptographic hash function, are proposed. To achieve this, algorithmic- and circuit-level optimisation techniques such as loop unrolling, re-timing, temporal pre-computation, resource re-ordering and pipeline are applied. All the techniques, except pipeline are applied in the function's transformation round. The pipeline was applied through the development of all the alternative pipelined architectures and implementation in several Xilinx FPGA families and they are evaluated in terms of frequency, area, throughput and throughput/area factors. Compared to the initial un-optimised implementation of SHA-512 function, the introduced five-stage pipelined architecture improves the both the throughput and throughput/area factors by 123 and 61.5%, respectively. Furthermore, the proposed five-stage pipelined architecture outperforms the existing ones both in throughput (3.4× up to 16.9×) and throughput/area (19.5% up to 6.9×) factors. | en_US |
dc.format | en_US | |
dc.language.iso | en | en_US |
dc.relation.ispartof | IET Computers and Digital Techniques | en_US |
dc.rights | © The Institution of Engineering and Technology | en_US |
dc.subject | Hash functions | en_US |
dc.subject | Pipeline processing systems | en_US |
dc.subject | Pipelines | en_US |
dc.subject | Timing circuits | en_US |
dc.title | Optimising the SHA-512 cryptographic hash function on FPGAs | en_US |
dc.type | Article | en_US |
dc.collaboration | Cyprus University of Technology | en_US |
dc.collaboration | University of Patras | en_US |
dc.subject.category | Electrical Engineering - Electronic Engineering - Information Engineering | en_US |
dc.journals | Subscription | en_US |
dc.country | Cyprus | en_US |
dc.country | Greece | en_US |
dc.subject.field | Engineering and Technology | en_US |
dc.publication | Peer Reviewed | en_US |
dc.identifier.doi | 10.1049/iet-cdt.2013.0010 | en_US |
dc.relation.issue | 2 | en_US |
dc.relation.volume | 8 | en_US |
cut.common.academicyear | 2013-2014 | en_US |
dc.identifier.spage | 70 | en_US |
dc.identifier.epage | 82 | en_US |
item.fulltext | No Fulltext | - |
item.languageiso639-1 | en | - |
item.grantfulltext | none | - |
item.openairecristype | http://purl.org/coar/resource_type/c_6501 | - |
item.cerifentitytype | Publications | - |
item.openairetype | article | - |
crisitem.journal.journalissn | 1751-861X | - |
crisitem.journal.publisher | The Institution of Engineering and Technology | - |
crisitem.author.dept | Department of Electrical Engineering, Computer Engineering and Informatics | - |
crisitem.author.faculty | Faculty of Engineering and Technology | - |
crisitem.author.orcid | 0000-0002-8299-8737 | - |
crisitem.author.parentorg | Faculty of Engineering and Technology | - |
Εμφανίζεται στις συλλογές: | Άρθρα/Articles |
CORE Recommender
SCOPUSTM
Citations
15
checked on 9 Νοε 2023
WEB OF SCIENCETM
Citations
15
Last Week
0
0
Last month
0
0
checked on 29 Οκτ 2023
Page view(s)
501
Last Week
3
3
Last month
38
38
checked on 14 Μαρ 2025
Google ScholarTM
Check
Altmetric
Όλα τα τεκμήρια του δικτυακού τόπου προστατεύονται από πνευματικά δικαιώματα