Please use this identifier to cite or link to this item: https://hdl.handle.net/20.500.14279/1898
DC FieldValueLanguage
dc.contributor.authorMichail, Harris-
dc.contributor.authorKakarountas, Athanasios P.-
dc.contributor.authorTheodoridis, Georgios A.-
dc.contributor.otherΜιχαήλ, Χάρης-
dc.date.accessioned2013-02-22T14:12:41Zen
dc.date.accessioned2013-05-17T05:22:33Z-
dc.date.accessioned2015-12-02T09:38:52Z-
dc.date.available2013-02-22T14:12:41Zen
dc.date.available2013-05-17T05:22:33Z-
dc.date.available2015-12-02T09:38:52Z-
dc.date.issued2005-07-
dc.identifier.citationWSEAS Transactions on Computers, 2005, vol. 4, no. 7, pp. 814-821en_US
dc.identifier.issn11092750-
dc.identifier.urihttps://hdl.handle.net/20.500.14279/1898-
dc.description.abstractApplications that call for data integrity and signature authentication at electronic transactions invoke cryptographic primitives like hash functions. A hash function is utilized in the security layer of every communication protocol. However, as protocols evolve and new high-performance applications appear, the throughput of hash functions seems to reach to a limit. Market is asking for new implementations with higher throughputs respecting the tendency of the market to minimize devices' size and increase their autonomy to make them portable. The existing SHA-1 Hash Function implementations (SHA-1 is common in many protocols e.g. IPSec) limit throughput to a maximum of 2 Gbps. In this paper, a new a partially unrolled implementation is presented that comes to exceed this limit improving the throughput by 53%. Power issues have also been taken in consideration, in such way that the proposed implementation can be characterized as low-power.en_US
dc.formatpdfen_US
dc.language.isoenen_US
dc.relation.ispartofWSEAS Transactions on Computersen_US
dc.rights© WSEASen_US
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/3.0/us/*
dc.subjectAlgorithmsen_US
dc.subjectElectronic commerceen_US
dc.subjectData integrityen_US
dc.subjectHardwareen_US
dc.titleSpeeded up and low-powered hardware implementation of the secure hash algorithm through partial unrollingen_US
dc.typeArticleen_US
dc.affiliationUniversity of Patrasen
dc.collaborationUniversity of Patrasen_US
dc.collaborationAristotle University of Thessalonikien_US
dc.subject.categoryElectrical Engineering - Electronic Engineering - Information Engineeringen_US
dc.countryGreeceen_US
dc.subject.fieldEngineering and Technologyen_US
dc.publicationPeer Revieweden_US
dc.dept.handle123456789/54en
dc.relation.issue7en_US
dc.relation.volume4en_US
cut.common.academicyear2004-2005en_US
dc.identifier.spage814en_US
dc.identifier.epage821en_US
item.grantfulltextnone-
item.openairecristypehttp://purl.org/coar/resource_type/c_6501-
item.fulltextNo Fulltext-
item.languageiso639-1en-
item.cerifentitytypePublications-
item.openairetypearticle-
crisitem.journal.journalissn2224-2872-
crisitem.journal.publisherWorld Scientific and Engineering Academy and Society-
crisitem.author.deptDepartment of Electrical Engineering, Computer Engineering and Informatics-
crisitem.author.facultyFaculty of Engineering and Technology-
crisitem.author.orcid0000-0002-8299-8737-
crisitem.author.parentorgFaculty of Engineering and Technology-
Appears in Collections:Άρθρα/Articles
CORE Recommender
Show simple item record

Google ScholarTM

Check


This item is licensed under a Creative Commons License Creative Commons