Παρακαλώ χρησιμοποιήστε αυτό το αναγνωριστικό για να παραπέμψετε ή να δημιουργήσετε σύνδεσμο προς αυτό το τεκμήριο:
https://hdl.handle.net/20.500.14279/12613
Πεδίο DC | Τιμή | Γλώσσα |
---|---|---|
dc.contributor.author | Reddy, P. Madhukar | - |
dc.contributor.author | Hadjitheophanousi, Stavros | - |
dc.contributor.author | Soteriou, Vassos | - |
dc.contributor.author | Gratz, Paul V. | - |
dc.contributor.author | Michael, Maria K. | - |
dc.contributor.other | Σωτηρίου, Βάσος | - |
dc.date.accessioned | 2018-08-07T08:10:56Z | - |
dc.date.available | 2018-08-07T08:10:56Z | - |
dc.date.issued | 2017-09-19 | - |
dc.identifier.citation | 23rd IEEE International Symposium on On-Line Testing and Robust System Design, 2017, Thessaloniki, Greece, 3-5 July | en_US |
dc.identifier.uri | https://hdl.handle.net/20.500.14279/12613 | - |
dc.description.abstract | Negative Bias Temperature Instability (NBTI) is a prominent physical failure mechanism which severely degrades the performance of PMOS transistors whenever the voltage at the gate is negatively biased. It leads to catastrophic timing violations in critical circuits and a severe shortening of the overall operational lifetime of the entire system. To alleviate such damaging effects due to NBTI, we present PRITEXT, a novel technique which generates a minimal set of deterministic exercise vectors based on test generation techniques which inherently near-optimizes the bit patterns across each of the generated vectors; the end target being to exercise the critical paths of a device when dormant so as to achieve near-ideal NBTI stress reduction. We explore the design-space of our generated vectors and apply them to our test processor platform under differing sequences, where our evaluation under realistic benchmarks shows that PRITEXT leads to an average 4.99× and a maximum of 13.91× lifetime improvement using 9 generated vectors. In an attempt to reduce hardware overheads even further, we next propose a heuristic to further reduce the number of exercise vectors with minimum loss in lifetime improvement. | en_US |
dc.format | en_US | |
dc.language.iso | en | en_US |
dc.rights | © 2017 IEEE. | en_US |
dc.subject | Negative bias temperature instability | en_US |
dc.subject | Systems analysis | en_US |
dc.subject | Thermodynamic stability | en_US |
dc.subject | Vectors | en_US |
dc.subject | Failure mechanism | en_US |
dc.title | Minimal exercise vector generation for reliability improvement | en_US |
dc.type | Conference Papers | en_US |
dc.collaboration | Texas A and M University | en_US |
dc.collaboration | University of Cyprus | en_US |
dc.collaboration | Cyprus University of Technology | en_US |
dc.subject.category | Computer and Information Sciences | en_US |
dc.country | Cyprus | en_US |
dc.country | United States | en_US |
dc.subject.field | Engineering and Technology | en_US |
dc.relation.conference | IEEE International Symposium on On-Line Testing and Robust System Design | en_US |
dc.identifier.doi | 10.1109/IOLTS.2017.8046205 | en_US |
cut.common.academicyear | 2017-2018 | en_US |
item.fulltext | No Fulltext | - |
item.languageiso639-1 | en | - |
item.grantfulltext | none | - |
item.openairecristype | http://purl.org/coar/resource_type/c_c94f | - |
item.cerifentitytype | Publications | - |
item.openairetype | conferenceObject | - |
crisitem.author.dept | Department of Electrical Engineering, Computer Engineering and Informatics | - |
crisitem.author.faculty | Faculty of Engineering and Technology | - |
crisitem.author.orcid | 0000-0002-2818-0459 | - |
crisitem.author.parentorg | Faculty of Engineering and Technology | - |
Εμφανίζεται στις συλλογές: | Δημοσιεύσεις σε συνέδρια /Conference papers or poster or presentation |
CORE Recommender
Page view(s) 50
368
Last Week
1
1
Last month
35
35
checked on 14 Μαρ 2025
Google ScholarTM
Check
Altmetric
Όλα τα τεκμήρια του δικτυακού τόπου προστατεύονται από πνευματικά δικαιώματα