Παρακαλώ χρησιμοποιήστε αυτό το αναγνωριστικό για να παραπέμψετε ή να δημιουργήσετε σύνδεσμο προς αυτό το τεκμήριο:
https://hdl.handle.net/20.500.14279/13975
Τίτλος: | High-speed FPGA implementation of secure hash algorithm for IPSec and VPN applications | Συγγραφείς: | Kakarountas, Athanasios P. Theodoridis, George Milidonis, Athanasios Goutis, Costas E. Michail, Harris |
Major Field of Science: | Engineering and Technology | Field Category: | Electrical Engineering - Electronic Engineering - Information Engineering | Λέξεις-κλειδιά: | FPGA;Hardware implementation;Hash function;High-speed performance | Ημερομηνία Έκδοσης: | Αυγ-2006 | Πηγή: | (2006) Journal of Supercomputing, vol.37, no. 2, pp. 179-195 | Volume: | 37 | Issue: | 2 | Περιοδικό: | Journal of Supercomputing | Περίληψη: | Hash functions are special cryptographic algorithms, which are applied wherever message integrity and authentication are critical. Implementations of these functions are cryptographic primitives widely used in common cryptographic schemes and security protocols such as Internet Protocol Security (IPSec) and Virtual Private Network (VPN). In this paper, a novel FPGA implementation of the Secure Hash Algorithm 1 (SHA-1) is proposed. The proposed architecture exploits the benefits of pipeline and re-timing of execution through pre-computation of intermediate temporal values. Pipeline allows division of the calculation of the hash value in four discreet stages, corresponding to the four required rounds of the algorithm. Re-timing is based on the decomposition of the SHA-1 expression to separate information dependencies and independencies. This allows pre-computation of intermediate temporal values in parallel to the calculation of other independent values. Exploiting the information dependencies, the fundamental operational block of SHA-1 is modified so that maximum operation frequency is increased by 30% approximately with negligible area penalty compared to other academic and commercial implementations. The proposed SHA-1 hash function was prototyped and verified using a XILINX FPGA device. The implementation's characteristics are compared to alternative implementations proposed by the academia and the industry, which are available in the international IP market. The proposed implementation achieved a throughput that exceeded 2,5 Gbps, which is the highest among all similar IP cores for the targeted XILINX technology. © 2006 Springer Science + Business Media, LLC. | ISSN: | 09208542 | DOI: | 10.1007/s11227-006-5682-5 | Type: | Article | Affiliation: | University of Patras Aristotle University of Thessaloniki |
Εμφανίζεται στις συλλογές: | Άρθρα/Articles |
CORE Recommender
SCOPUSTM
Citations
19
checked on 14 Μαρ 2024
WEB OF SCIENCETM
Citations
9
Last Week
0
0
Last month
0
0
checked on 1 Νοε 2023
Page view(s)
271
Last Week
1
1
Last month
11
11
checked on 12 Μαϊ 2024
Google ScholarTM
Check
Altmetric
Όλα τα τεκμήρια του δικτυακού τόπου προστατεύονται από πνευματικά δικαιώματα