Please use this identifier to cite or link to this item: https://hdl.handle.net/20.500.14279/3075
Title: Temporal and system level modifications for high speed VLSI implementations of cryptographic core
Authors: Michail, Harris 
Kakarountas, Athanasios P. 
Milidonis, Athanasios S. 
metadata.dc.contributor.other: Μιχαήλ, Χάρης
Major Field of Science: Engineering and Technology
Field Category: Electrical Engineering - Electronic Engineering - Information Engineering
Keywords: Cryptography;Application software;Household electronics;Reliability
Issue Date: Dec-2006
Source: Proceedings of the IEEE International Conference on Electronics, Circuits and Systems, 2006, art. no. 4263583, pp.1180-1183
Conference: IEEE International Conference on Electronics, Circuits, and Systems 
Abstract: Hash functions are forming a special family of cryptographic algorithms, which are applied wherever message integrity and authentication issues are critical. As time passes it seems that all applications call for higher throughput due to their rapid acceptance by the market. In this work a new technique is presented for increasing frequency and throughput of the currently most used hash function, which is SHA-1. This technique involves the application of spatial and temporal pre-computation. Comparing to conventional pipelined implementations of hash functions the proposed technique leads to an implementation with more than 75% higher throughput
ISBN: 978-142440395-0
DOI: 10.1109/ICECS.2006.379651
Rights: © 2006 IEEE
Type: Book Chapter
Affiliation: University of Patras 
Affiliation : University of Patras 
Publication Type: Peer Reviewed
Appears in Collections:Κεφάλαια βιβλίων/Book chapters

CORE Recommender
Show full item record

SCOPUSTM   
Citations 50

2
checked on Nov 6, 2023

Page view(s) 50

394
Last Week
2
Last month
6
checked on Dec 3, 2024

Google ScholarTM

Check

Altmetric


Items in KTISIS are protected by copyright, with all rights reserved, unless otherwise indicated.