Refined By:
Fulltext:  No Fulltext

Results 21-32 of 32 (Search time: 0.003 seconds).

Issue DateTitleAuthor(s)
212012A highly robust distributed fault-tolerant routing algorithm for NoCs with localized reroutingVitkovskiy, Arseniy ; Nicopoulos, Chrysostomos ; Soteriou, Vassos 
22Apr-2011Extending the effective throughput of NoCs with distributed shared-buffer routersRamanujam, Rohit Sunkam ; Lin, Bill ; Soteriou, Vassos 
232011Intelligent NOC hotspot predictionSoteriou, Vassos ; Kakoulli, Elena ; Theocharides, Theocharis 
242011Intelligent on/off link management for on-chip networksSavva, Andreas G. ; Theocharides, Theocharis ; Soteriou, Vassos 
252010An artificial neural network-based hotspot prediction mechanism for NoCsKakoulli, Elena ; Theocharides, Theocharis ; Soteriou, Vassos 
262010A fine-grained link-level fault-tolerant mechanism for networks-on-chipVitkovskiy, Arseniy ; Nicopoulos, Chrysostomos ; Soteriou, Vassos 
272010Design of a high-throughput distributed shared-buffer NoC routerRamanujam, Rohit Sunkam ; Lin, Bill ; Soteriou, Vassos 
28Jan-2009A High-Throughput Distributed Shared-Buffer NoC RouterRamanujam, Rohit Sunkam ; Lin, Bill ; Li-Shiuan, Peh ; Soteriou, Vassos 
29Jul-2007Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection NetworksEisley, Noel A. ; Wang, Hangsheng ; Li, Bin ; Peh, Lishiuan ; Soteriou, Vassos 
30Mar-2007Exploring the Design Space of Self-Regulating Power-Aware On/Off Interconnection NetworksLi-Shiuan, Peh ; Soteriou, Vassos 
312007Polaris: A System-Level Roadmap for On-Chip Interconnection NetworksEisley, Noel A. ; Wang, Hangsheng ; Li, Bin ; Peh, Lishiuan ; Soteriou, Vassos 
322006High-level power analysis for multi-core chipsEisley, Noel A. ; Peh, Lishiuan ; Soteriou, Vassos