Please use this identifier to cite or link to this item: https://ktisis.cut.ac.cy/handle/10488/8475
DC FieldValueLanguage
dc.contributor.authorDeliparaschos, Kyriakos M.-
dc.contributor.otherΔεληπαράσχος, Κυριάκος Μ.-
dc.date.accessioned2016-05-11T13:03:24Z-
dc.date.available2016-05-11T13:03:24Z-
dc.date.issued1998-
dc.descriptionBsc--De Montfort Univercityen_US
dc.description.abstractThis project is based on the implementation of a digit-serial Iffi filter, on FPGA by either using VHDL or ECAD programs (Viewlogic). The application of the digit-serial structures to the design of IIR filters introduces delay elements in the feed back loop of the HR filter. This offers the possibility of pipelining the feed back loop inherent in the HR filters. The digit serial structure is based on the feed forward of the carry digit, which allows sub digit pipelining to increase the throughput rate ofthe HR filters. The implementation of the digital filter was split into its fundamental elements according to its block diagram. All the elements ofthe filter were designed, simulated and tested to prove their functionality. Furthermore a 1st order digit-serial HR filter (n=4, M=32) was composed and simulated to prove that is functioning satisfactorily. Finally the last should be downloaded onto the FPGA and tested. The FPGA chip, which was available at the time of this project, was located on a general use board intended for less complex designs. Due to this fact the 1st order digit-serial filter was not downloaded, but the 16x16 bit digit-serial multiplier with digit-serial adder and parallel-in to serial-out register was downloaded instead and tested.en_US
dc.formatpdfen_US
dc.language.isoenen_US
dc.publisherDe Montfort Univercityen
dc.subjectDigit-serial Iffi filteren_US
dc.subjectFPGAen_US
dc.subjectVHDL or ECAD programs (Viewlogic)en_US
dc.titleDigit-Serial IIR Filter Implementation on FPGAen_US
dc.typeBachelors Thesisen_US
dc.linkhttp://users.ntua.gr/kdelip/resources/pdf/Deliparaschos---1998---BEng-thesis.pdfen_US
dc.subject.categoryComputer and Information Sciencesen_US
dc.reviewPeer Revieweden
dc.countryUnited Kingdomen_US
dc.subject.fieldEngineering and Technologyen_US
dc.dept.handle123456789/54en
cut.common.academicyear1997-1998en_US
item.languageiso639-1other-
item.fulltextWith Fulltext-
item.grantfulltextopen-
crisitem.author.deptDepartment of Electrical Engineering, Computer Engineering and Informatics-
crisitem.author.facultyFaculty of Engineering and Technology-
crisitem.author.orcid0000-0003-0618-5846-
crisitem.author.parentorgFaculty of Engineering and Technology-
Appears in Collections:Βιβλία/Books
Files in This Item:
File Description SizeFormat
Deliparaschos---1998---BEng-thesis.pdf36.56 MBAdobe PDFView/Open
Show simple item record

Page view(s) 50

118
Last Week
0
Last month
7
checked on Jul 18, 2019

Download(s) 50

15
checked on Jul 18, 2019

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.