Please use this identifier to cite or link to this item:
|Title:||Virtualizing virtual channels for increased network-on-chip robustness and upgradeability||Authors:||Evripidou, Marios
|Keywords:||Computer architecture;Routers (Computer networks);Networks on a chip;Hardware||Category:||Computer and Information Sciences||Field:||Engineering and Technology||Issue Date:||Aug-2012||Publisher:||IEEE Xplore||Source:||2012 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 19-21 August 2012, pp. 21-26||Conference:||IEEE Computer Society Annual Symposium on VLSI (ISVLSI)||Abstract:||The Network-on-Chip (NoC) router buffers are instrumental in the overall operation of Chip Multi-Processors (CMP), because they facilitate the creation of Virtual Channels (VC). Both the NoC routing algorithm and the CMP's cache coherence protocol rely on the presence of VCs within the NoC for correct functionality. In this article, we introduce a novel concept that completely decouples the number of supported VCs from the number of VC buffers physically present in the design. Virtual Channel Renaming enables the virtualization of existing virtual channels, in order to support an arbitrarily large number of VCs. Hence, the CMP can (a) withstand the presence of faulty VCs, and (b) accommodate routing algorithms and/or coherence protocols with disparate VC requirements. The proposed VC Renamer architecture incurs minimal hardware overhead to existing NoC designs and is shown to exhibit excellent performance without affecting the router's critical path||URI:||http://ktisis.cut.ac.cy/handle/10488/7098||ISBN:||978-1-4673-2234-8||DOI:||10.1109/ISVLSI.2012.44||Rights:||© Copyright 2012 IEEE||Type:||Book Chapter|
|Appears in Collections:||Κεφάλαια βιβλίων/Book chapters|
Show full item record
checked on Apr 28, 2018
checked on Aug 20, 2019
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.