Please use this identifier to cite or link to this item:
|Title:||On the development of totally self-checking hardware design for the SHA-1 hash function||Authors:||Goutis, Costas E.
Athanasiou, George S.
|Keywords:||Area efficient;Authentication services;CMOS technology;Concurrent error detection;Erroneous bits;Hardware design;Real time constraints;Security scheme;Security solutions;Self checking;SHA-1;Authentication;CMOS integrated circuits;Cryptography;Design;Military applications;Hardware;Hash functions||Category:||Electrical Engineering - Electronic Engineering - Information Engineering||Field:||Engineering and Technology||Issue Date:||Jul-2012||Source:||(2012) SECRYPT 2012 - Proceedings of the International Conference on Security and Cryptography, pp. 270-275; International Conference on Security and Cryptography, Rome, Italy, 24-27 July, 2012||Conference:||International Conference on Security and Cryptography||Abstract:||Hash functions are among the major blocks of modern security schemes, used in many applications to provide authentication services. To meet the applications' real-time constraints, they are implemented in hardware offering high-performance and increased security solutions. However, faults occurred during their operation result in the collapse of the authentication procedure, especially when they are used in securitycritical applications such as military or space ones. In this paper, a Totally Self-Checking (TSC) design is introduced for the currently most-used hash function, namely the SHA-1. A detailed description concerning the TSC development of the data- and control-path is provided. To the best of authors' knowledge, it is the first time that a TSC hashing core is presented. The proposed design has been implemented in 0.18mm CMOS technology and experiments on fault caverage, performance, and area have been performed. It achieves 100% coverage in the case of odd erroneous bits. The same coverage is also achieved for even erroneous bits, if they are appropriately spread. Compared to the corresponding Duplicated-with-Checking (DWC) design, the proposed one is more area-efficient by almost 15% keeping the same frequency.||ISBN:||978-989856524-2||DOI:||10.5220/0004059302700275||Type:||Conference Papers|
|Appears in Collections:||Δημοσιεύσεις σε συνέδρια/Conference papers|
Show full item record
checked on Aug 19, 2019
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.