Please use this identifier to cite or link to this item:
|Title:||A novel high-throughput implementation of a partially unrolled SHA-512||Authors:||Aisopos, Fotis
Kakarountas, Athanasios P.
|Keywords:||Hash functions;Cryptographic hash||Category:||Electrical Engineering - Electronic Engineering - Information Engineering||Field:||Engineering and Technology||Issue Date:||May-2006||Source:||(2006) Proceedings of the Mediterranean Electrotechnical Conference - MELECON, 2006, art. no. 1653036, pp. 61-65||Conference:||MELECON||Abstract:||A design approach to create small-sized high-speed implementation of the new version of Secure Hash Algorithm is proposed. The resulted design can be easily embedded to operate in HMAC IP cores, providing a high degree of security. The proposed implementation does not introduce significant area penalty, compared to other competitive designs. However the achieved throughput presents an increase compared to commercially available IP cores that range from 48%-1912%. © 2006 IEEE.||ISBN:||978-142440087-4||Rights:||© 2006 IEEE||Type:||Conference Papers|
|Appears in Collections:||Δημοσιεύσεις σε συνέδρια/Conference papers|
Show full item record
checked on Aug 22, 2019
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.