Please use this identifier to cite or link to this item: https://ktisis.cut.ac.cy/handle/10488/1139
Title: Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection Networks
Authors: Eisley, Noel A. 
Wang, Hangsheng 
Li, Bin 
Peh, Lishiuan 
Soteriou, Vassos 
Major Field of Science: Engineering and Technology
Field Category: Computer and Information Sciences
Issue Date: Jul-2007
Source: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007. vol. 15, no. 8, pp. 855-868
Volume: 15
Issue: 8
Start page: 855
End page: 868
Journal: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 
Abstract: Technology trends are driving parallel on-chip architectures in the form of multiprocessor systems-on-a-chip (MPSoCs) and chip multiprocessors (CMPs). In these systems, the increasing on-chip communication demand among the computation elements necessitates the use of scalable, high-bandwidth network-on-chip (NoC) fabrics instead of dedicated interconnects and shared buses. As transistor feature sizes are further miniaturized, more complicated NoC architectures become feasible that can support more demanding applications. Given the myriad emerging software-hardware combinations, for cost-effectiveness, a system designer critically needs to prune this widening NoC design-space to predict the interconnect fabric(s) that best balance(s) cost/performance, before the actual design process begins. This prompted us to develop Polaris, a system-level roadmapping toolchain for on-chip interconnection networks that helps designers predict the most suitable interconnection network design(s) tailored to their performance needs and power/silicon area constraints with respect to a range of applications that the system will run. Polaris explores the plethora of NoC designs based on projections of network traffic, architectures, and process characteristics. While Polaris's toolchain is extensible so new traffic, network designs, and technology processes can be added, the current version already incorporates 7872 NoC design points. Polaris is rapid, efficiently iterating over thousands of NoC design points, while maintaining high relative and absolute accuracies when validated against detailed NoC synthesis results.
ISSN: 1063-8210
DOI: 10.1109/TVLSI.2007.900725
Rights: © IEEE
Type: Article
Affiliation: Princeton University 
Affiliation : Princeton University 
Appears in Collections:Άρθρα/Articles

CORE Recommender
Show full item record

SCOPUSTM   
Citations 20

16
checked on Nov 26, 2020

WEB OF SCIENCETM
Citations 50

10
Last Week
0
Last month
0
checked on Sep 16, 2020

Page view(s) 50

127
Last Week
1
Last month
1
checked on Nov 28, 2020

Google ScholarTM

Check

Altmetric


This item is licensed under a Creative Commons License Creative Commons