Results 1-7 of 7 (Search time: 0.002 seconds).

Issue DateTitleAuthor(s)
1Jun-2010Decoupled processors architecture for accelerating data intensive applications using scratch-pad memory hierarchyMichail, Harris ; Milidonis, Athanasios S. ; Alachiotis, Nikolaos 
2Oct-2009A top-down design methodology for ultrahigh-performance hashing coresMichail, Harris ; Kakarountas, Athanasios P. ; Milidonis, Athanasios S. ; Goutis, Costas E. 
3Jan-2009Low-power architecture with scratch-pad memory for accelerating embedded applications with run-time reuseMichail, Harris ; Milidonis, Athanasios S. ; Porpodas, Vasileios 
4Apr-2007A decoupled architecture of processors with scratch-pad memory hierarchyMichail, Harris ; Milidonis, Athanasios S. ; Alachiotis, Nikolaos 
5Dec-2006Temporal and system level modifications for high speed VLSI implementations of cryptographic coreMichail, Harris ; Kakarountas, Athanasios P. ; Milidonis, Athanasios S. 
6Dec-2005Novel high throughput implementation of SHA-256 hash function through pre-computation techniqueMichail, Harris ; Milidonis, Athanasios S. ; Kakarountas, Athanasios P. 
7Dec-2004Efficient implementation of the Keyed-Hash Message Authentication Code (HMAC) using the SHA-1 hash functionMichail, Harris ; Kakarountas, Athanasios P. ; Milidonis, Athanasios S.