

The First Optimisation of a 16 kV 4H-SiC N-Type IGCT

Qinze Cao^{1,a*}, Peter M. Gammon^{1,b}, Arne Benjamin Renz^{1,c},
Marina Antoniou^{1,d}, Phil A. Mawby^{1,e} and Neophytos Lophitis^{2,f}

¹School of Engineering, University of Warwick, Coventry, UK

²Faculty of Engineering, University of Nottingham, Nottingham, UK

^aq.cao.2@warwick.ac.uk, ^bp.m.gammon@warwick.ac.uk, ^carne.renz@warwick.ac.uk,
^dmarina.antoniou@warwick.ac.uk, ^eP.A.Mawby@warwick.ac.uk, ^fneo.lophitis@nottingham.ac.uk

Keywords: SiC thyristor, GCT, IGCT, optimization, simulation.

Abstract. A challenge in the development of Silicon carbide (SiC) gate turn-off thyristors lie in an uneven transient behaviour, necessitating expensive snubbers. To address these limitations and simplify circuit topology we present an optimized 16 kV n-type SiC integrated gate commutated thyristor (IGCT) design, which utilises a novel highly doped base strip (HDBS). A particular focus is on optimizing the gate commutation of the GCT during switching, and the trade-offs in the HDBS base design were investigated. The findings reveal that compared with conventional GCT design, the HDBS design under high current conditions recorded a 11.8% reduction in turn-off power losses. When simulating the device in a high-voltage scenario, the HDBS IGCT demonstrated a 3.9% reduction in turn-off power losses and an improved turn-on power loss performance. This resulted in a reduction of power losses by 12.1% and 2.3% in high current and high voltage conditions, respectively. In summary, the novel SiC HDBS IGCT design paves the way towards a secure, high current density, and low loss switching SiC thyristor device.

Introduction

Silicon carbide (SiC) MOSFETs and diodes are now commonplace in ≤ 3.3 kV applications, most notably in automotive inverters, thanks to the superior efficiency and switching speed they offer compared to legacy silicon (Si) IGBTs in this range. However, Si-based devices remain unchallenged in the UHV domain (> 3.3 kV), due in part to the processing challenges involved, the cost of large area SiC devices, and the sheer demand from the lower voltage market diverting attention. However, SiC-based thyristors have previously been demonstrated with the ability to block voltages above 15 kV whilst simultaneously scaling up current levels, suggesting they could provide an alternative to Si in applications such as future static var compensators (SVC) and in high-voltage direct current (HVDC) systems [1].

Conventional Si-based gate turn-off (GTO) thyristors have long since been constrained by their inhomogeneous transient performance, which requires costly dv/dt- and di/dt-snubbers [2-3]. In order to reduce costs and circuit topology complexity, in 1996, a novel hard-drive thyristor, referred to as integrated gate commutated thyristor (IGCT), was introduced by ABB [4]. The key advantage of an IGCT compared to a conventional GTO, is its improved switching capability through commutation of the current during turn-off through the gate channel. This is achieved with the help of a dedicated gate drive unit, which averts current crowding at the cathode [5-6].

Well known as a silicon device, IGCT is entirely novel for SiC. In this work, we present for the first time an optimized design of a 16 kV n-type SiC IGCT, utilising a novel highly doped base strip (HDBS).

Methodology

An IGCT consists of three components: a clamping circuit, a gate-drive circuit, and the gate commutate thyristor (GCT) device. In this paper, our focus will be primarily on optimizing the GCT device itself. The optimised structures of a conventional GCT design and a GCT with a HDBS are

shown in Fig. 1. In both cases, a $2\text{ }\mu\text{m}$ thick, $5\times 10^{17}\text{ cm}^{-3}$ N-field stop layer is grown on top of a $15\text{ }\mu\text{m}$ thick, $1\times 10^{19}\text{ cm}^{-3}$ P-type injector which serves as the anode of the IGCT. A $160\text{ }\mu\text{m}$, $2\times 10^{14}\text{ cm}^{-3}$ drift region is used to support the 16 kV bias during off state. During the simulation, the P-base layers were varied to optimise the performance. The cathode is $2\text{ }\mu\text{m}$ thick with a doping concentration of $1\times 10^{19}\text{ cm}^{-3}$. The distance between the cathode edge and gate is fixed at $5\text{ }\mu\text{m}$ to aid manufacturing. The gate width is $10\text{ }\mu\text{m}$.

Throughout the entire investigation, Synopsys TCAD was deployed using benchmarked physics models including Shockley-Read-Hall, Auger and Avalanche Okuto Crowell model in recombination, Incomplete Ionization, thermodynamic, etc [7]. The carrier lifetime was set to either $2\text{ }\mu\text{s}$ or $10\text{ }\mu\text{s}$ for static and transient simulations respectively. Room temperature (300 k) is used for all the simulation. A double pulse test circuit, shown in Fig. 2, was employed for transient simulations. With this setup, the trade-offs that dictate the IGCT characteristics (blocking voltage, on state loss, fast turn-off capability and turn-on time) were investigated. In the end, the impact of the HDBS base design was investigated.




Fig. 1. Cross-sections of left, a conventional GCT; and right, the GCT with HDBS.




Fig. 2. Schematic of the double pulse circuit with clamping circuit, turn-on voltage = 5 V , turn-off voltage = -100 V when $V_{dd}=5000\text{ V}$, $J_{ak}=190\text{ A/cm}^2$; or turn-off voltage = -20 V when $V_{dd}=15000\text{ V}$, $J_{ak}=30\text{ A/cm}^2$

Simulation Results and Discussion

For the conventional GCT, the impact of base width (W_p) and p-base doping was investigated at the beginning. An increase of either increases the forward voltage drop (Fig. 3) but improves the IGCT switching speed (Fig. 4). This is thought to be due to reduced electron injection across the p-base. For optimisation purposes, a $2\text{ }\mu\text{m}$ thick p-base layer with doping of $1\times 10^{17}\text{ cm}^{-3}$ was selected for the conventional device. In the HDBS device, the total dose was kept similar to isolate the effect of the HDBS layout. Therefore, the HDBS base design comprises a $1\text{ }\mu\text{m}$ thick and $2\times 10^{17}\text{ cm}^{-3}$ doped layer, sandwiched between two lightly doped regions of $1\times 10^{15}\text{ cm}^{-3}$ doping, $1\text{ }\mu\text{m}$ (above) and $2\text{ }\mu\text{m}$ (below) thick. The resulting 1.5% increase of total dose is reflected in the Fig. 5, where the forward voltage drop of the HDBS is consistently 1.5% higher than the conventional design. Fig. 5 depicts the trade-off between on-state performance of the conventional device and half-cell cathode width ($W_K/2$). It also reflects the ratio between cathode and the $10\text{ }\mu\text{m}$ of non-cathode top surface, from the centre of the gate to the cathode edge. The obtained penalty is an increase in switching losses, shown in Fig. 6, as a wider cathode results in a longer commutation path during switching. A half-cell cathode width of $47\text{ }\mu\text{m}$ was chosen for the rest of the simulations, as there are negligible on-state advantages above this value.




Fig. 3. Anode current over anode voltage of a conventional GCT design varying (left) the P base doping, and (right) the P base length.




Fig. 4. Voltage waveforms of a conventional GCT design during turning-off, varying the P base doping (top), and the P base length (bottom).




Fig. 5. Forward voltage drop of the conventional IGCT design and the HDBS design at 100 and 250 A/cm² for different $W_k/2$. Gate width was fixed at 5 μm .




Fig. 6. Turn off performance of a conventional GCT design with cathode widths (W_k) varying from 5 to 20 μm , for a constant gate width of 5 μm , p-base doping of $1 \times 10^{17} \text{ cm}^{-3}$, base length of 2 μm , and a gate reverse bias of 100V.

Two switching conditions were considered: Fig. 7 shows the anode and gate turn-off characteristics of the two devices, compared under high current conditions; Fig. 8 shows the same under high voltage conditions. Under high current conditions, the HDBS structure has 11.8% less turn-off power losses (derived from Fig. 7). This is visualised in Fig. 9 (left) where, in the conventional GCT, a highly current dense filament can be seen crossing the base to the cathode while a depletion region is forming in the drift region at 503 μs , because the high p-base resistance and commutated current forming a voltage difference between the cathode centre and the gate, this voltage difference cancels out with the gate voltage, preventing the commutation of current along the full length of the base region. Conversely, in Fig. 9 (right) the HDBS provides a lower resistance path through the p-base, and hence the depletion region formed at the base-cathode interface traverses the full width of the cathode, which transforms the original GTO turning-off process into an open-base PNP transistor switching off. Under high voltage (low current) conditions, the turn-off power loss advantage of the HDBS IGCT is 3.9% compared to the conventional IGCT.




Fig. 7. IGCT turn-off switching characteristics in high current conditions. The on state current density J_a is 190Acm^{-2} , the turn-off V_g is -100V and the V_{dc} is 5kV . Turn-off losses are 197.4mJ and 223.9mJ for IGCT with HDBS and conventional IGCT.




Fig. 8. IGCT turn-off switching characteristics in high voltage conditions. The on state current density J_a is 30Acm^{-2} , the turn-off V_g is -20V and the V_{dc} is 15kV . Turn-off losses are 77.1mJ and 80.2mJ for IGCT with HDBS and conventional IGCT.




Fig. 9. Current density distribution in the cathode-base-drift regions of a conventional (left) and HDBS (right) GCT.

The anode and gate turn-on characteristics of the two devices under high current and high voltage conditions are shown in Fig. 10 and 11 respectively. The HDBS IGCT improves the turn-on power loss also performance also, by 9.4% and 2.3% compared to the conventional IGCT in high current and high voltage conditions. This is because HDBS facilitates the lateral diffusion of the injected gate current within the P-base region. The lateral spreading velocity is directly proportional to anode di/dt during turn on [8], resulting in a reduction in turn-on time and power loss.




Fig. 10. IGCT turn-on switching characteristics in high current conditions. The on state current density J_a is 190Acm^{-2} , the turn-on V_g is 5V and the V_{dc} is 5kV. Turn-on losses are 5.91mJ and 6.52mJ for IGCT with HDBS and conventional IGCT.




Fig. 11. IGCT turn-on switching characteristics in high voltage conditions. The on state current density J_a is 30Acm^{-2} , the turn-on V_g is 5V and the V_{dc} is 15kV. Turn-on losses are 15.5mJ and 15.9mJ for IGCT with HDBS and conventional IGCT.

Summary

This study delved into the optimization of Silicon carbide (SiC)-based thyristors, particularly focusing on the integrated gate commutated thyristor (IGCT) for SiC. Our research presented an optimized design of a 16 kV n-type SiC IGCT, leveraging a novel highly doped base strip (HDBS). Through comprehensive simulations using Synopsys TCAD, we investigated the trade-offs influencing IGCT characteristics and the subsequent impact of the HDBS base design. The results highlighted the advantages of the HDBS design, particularly in reducing turn-off power losses by 11.8% under high current conditions and 3.9% under high voltage conditions. Furthermore, the HDBS IGCT showcased improved turn-on power loss performance by 9.3% and 2.3% in high current and high voltage scenarios, respectively. The HDBS's ability to facilitate lateral diffusion of the injected gate current within the P-base region was instrumental in this improvement. In conclusion, the SiC HDBS IGCT design offers a promising avenue towards a secure, high current density, and efficient switching thyristor, marking a significant advancement in thyristor technology, paving the way for more efficient and cost-effective high-power electronic systems in the future.

References

- [1] T. Kimoto and Y. Yonezawa, "Current status and perspectives of ultrahigh-voltage SiC power devices," *Mater Sci Semicond Process*, vol. 78, no. August 2017, pp. 43, 2018.
- [2] T.M. Undeland, "Snubber for pulse width modulation bridge converters with power transistors or GTO", *Int. Power Electr. Conf: (IEPCD)*, Tokyo, 1983, pp313-323
- [3] W. McMurray, "Efficient snubber for voltage source GTO inverter", *IEEE Trans. Power Electron.*, Vol PE-2, no. 3, 1987, pp264-272
- [4] H.E. Gruening and A. Zuckerberger, "Hard drive of high-power GTOs: better switching capability obtained through improved gate-units," in *IAS '96. Conference Record of the 1996 IEEE Industry Applications Conference Thirty-First IAS Annual Meeting*, 1996, vol. 3, pp. 1474–1480
- [5] H. Zeng *et al.*, "Short Protection Characteristic Research and Realization for Turn-off Circuit of IGCT Gate Unit," in *2020 4th International Conference on HVDC (HVDC)*, Nov. 2020, pp. 917–922

- [6] F. Yang et al., "A Novel IGBT Structure with Floating N-Doped Buried Layer in P-Base to Suppress Latch-Up," IEEE Electron Device Letters, vol. 37, no. 9, pp. 1174, 2016.
- [7] J. Liu et al., "Ultra-Low on-State Voltage IGCT for Solid-State DC Circuit Breaker With Single-Switching Attribute," IEEE Trans Power Electron, vol. 36, no. 3, pp. 3292, 2021.
- [8] H.K. O'Brien, A. A. Ogunniyi, W. Shaheen and S. Ryu, 2016 IEEE Journal of Emerging and Selected Topics in Power Electronics, 4 pp. 772