Please use this identifier to cite or link to this item: https://hdl.handle.net/20.500.14279/13959
Title: Efficient design of high-level mechanisms for hard safety-critical low-power devices
Authors: Kakarountas, A. P. 
Michail, Harris 
Goutis, C. A. 
Spiliotopoulos, V. 
Nikolaidis, S. 
Kokkinos, V. 
metadata.dc.contributor.other: Μιχαήλ, Χάρης
Major Field of Science: Engineering and Technology
Field Category: Electrical Engineering - Electronic Engineering - Information Engineering
Keywords: Fault tolerant systems;Low-power;Opcode mapping;Safety mechanisms
Issue Date: Aug-2005
Source: (2005) WSEAS Transactions on Computers, vol. 4, no. 8, pp. 857-864
Volume: 4
Issue: 8
Journal: WSEAS Transactions on Computers 
Abstract: The introduction of high-level sophisticated mechanisms can bridge the gap in the field of safety-critical applications design and the low-power design. Two modified mechanisms that allow event driven operation with respect to safety requirements and on-line testing are presented. An optimized instruction-opcode mapping algorithm for application specific capable processing units is also introduced to assist the above mechanisms. The whole work has been applied to a commercial product and a 40% of power saving has been achieved.
ISSN: 11092750
Rights: WSEAS Press
Type: Article
Affiliation: University of Patras 
Affiliation : University of Patras 
Aristotle University of Thessaloniki 
Appears in Collections:Άρθρα/Articles

Files in This Item:
File SizeFormat
dOI.doc23.5 kBUnknownView/Open
CORE Recommender
Show full item record

Page view(s)

271
Last Week
3
Last month
22
checked on Apr 27, 2024

Download(s) 50

11
checked on Apr 27, 2024

Google ScholarTM

Check


Items in KTISIS are protected by copyright, with all rights reserved, unless otherwise indicated.