Please use this identifier to cite or link to this item: http://ktisis.cut.ac.cy/handle/10488/7384
Title: Speeded up and low-powered hardware implementation of the secure hash algorithm through partial unrolling
Authors: Michail, Harris 
Kakarountas, Athanasios P.
Theodoridis, Georgios A.
Keywords: Algorithms
Electronic commerce
Data integrity
Hardware
Issue Date: 2005
Publisher: WSEAS
Source: WSEAS Transactions on Computers, 2005, Volume 4, Issue 7, Pages 814-821
Abstract: Applications that call for data integrity and signature authentication at electronic transactions invoke cryptographic primitives like hash functions. A hash function is utilized in the security layer of every communication protocol. However, as protocols evolve and new high-performance applications appear, the throughput of hash functions seems to reach to a limit. Market is asking for new implementations with higher throughputs respecting the tendency of the market to minimize devices' size and increase their autonomy to make them portable. The existing SHA-1 Hash Function implementations (SHA-1 is common in many protocols e.g. IPSec) limit throughput to a maximum of 2 Gbps. In this paper, a new a partially unrolled implementation is presented that comes to exceed this limit improving the throughput by 53%. Power issues have also been taken in consideration, in such way that the proposed implementation can be characterized as low-power.
URI: http://ktisis.cut.ac.cy/handle/10488/7384
ISSN: 11092750
Rights: © WSEAS
Appears in Collections:Άρθρα/Articles

Show full item record

Page view(s)

5
checked on Mar 25, 2017

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.