Please use this identifier to cite or link to this item: http://ktisis.cut.ac.cy/handle/10488/7118
Title: High-level power analysis for multi-core chips
Authors: Eisley, Noel A.
Peh, Lishiuan
Soteriou, Vassos 
Keywords: Embedded computer systems;Compilers (Computer programs);Microprocessors;Computer simulation
Issue Date: 2006
Publisher: ACM
Source: CASES '06 Proceedings of the 2006 international conference on compilers, architecture and synthesis for embedded systems, 2006, Pages 389-400
Abstract: Technology trends have led to the advent of multi-core chips in the form of both general-purpose chip multiprocessors (CMPs)and embedded multi-processor systems-on-a-chip (MPSoCs), with on-chip networks increasingly becoming the defacto communication fabric between cores as the demand for on-chip bandwidth scales up. These multi-core chips are composed of two key subcomponents: processor cores and a network fabric. Rapid, early-stage power estimation of these multi-core chips is crucial in assisting compilers in determining the most efficient thread partitioning and place-ment. While prior work in high-level power analysis exists, the focus has been on uniprocessor cores and ignores the interactions between cores via the on-chip network, as well as the power contribution of the on-chip fabric itself. In this paper we propose a ?rst high-level power analysis framework that synergistically considers both computation and communication in a complete CMP system. Processor cores and the communication fabric are both abstracted as network nodes and links, so data dependencies, structural dependencies and communication dependencies are all modeled as resource contention, with resource utilization as a proxy for relative power. Our tool has been validated against the cycle-accurate BTL simulator of the MITRawCMP, showing an average speed up of 7X while achieving relative accuracy of 9.1%. We see this as a ?rst step towards enabling the implementation of parallelizing compilers that explore various power-performance tradeoffs for future multi-core chips
URI: http://ktisis.cut.ac.cy/handle/10488/7118
ISBN: 1-59593-543-6
DOI: 10.1145/1176760.1176807
Rights: © ACM 2006
Type: Book Chapter
Appears in Collections:Κεφάλαια βιβλίων/Book chapters

Show full item record

SCOPUSTM   
Citations 10

21
checked on Nov 24, 2017

Page view(s)

15
Last Week
0
Last month
1
checked on Nov 24, 2017

Google ScholarTM

Check

Altmetric


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.