Please use this identifier to cite or link to this item:
Title: A High-Throughput Distributed Shared-Buffer NoC Router
Authors: Ramanujam, Rohit Sunkam 
Lin, Bill 
Li-Shiuan, Peh 
Soteriou, Vassos 
Category: Electrical Engineering, Electronic Engineering, Information Engineering
Field: Engineering and Technology
Issue Date: 2009
Publisher: IEEE
Source: Computer Architecture Letters. Volume 8, Issue 1, Jan. 2009, pp. 21 - 24
Abstract: Microarchitectural configurations of buffers in routers have a significant impact on the overall performance of an on-chip network (NoC). This buffering can be at the inputs or the outputs of a router, corresponding to an input-buffered router (IBR) or an output-buffered router (OBR). OBRs are attractive because they have higher throughput and lower queuing delays under high loads than IBRs. However, a direct implementation of OBRs requires a router speedup equal to the number of ports, making such a design prohibitive given the aggressive clocking and power budgets of most NoC applications. In this letter, we propose a new router design that aims to emulate an OBR practically based on a distributed shared-buffer (DSB) router architecture. We introduce innovations to address the unique constraints of NoCs, including efficient pipelining and novel flow control. Our DSB design can achieve significantly higher bandwidth at saturation, with an improvement of up to 20% when compared to a state-of-the-art pipelined IBR with the same amount of buffering, and our proposed microarchitecture can achieve up to 94% of the ideal saturation throughput.
DOI: 10.1109/L-CA.2009.5
Type: Article
Appears in Collections:Άρθρα/Articles

Show full item record

Citations 5

checked on Dec 6, 2018

Citations 5

Last Week
Last month
checked on Dec 8, 2018

Page view(s) 50

Last Week
Last month
checked on Dec 10, 2018

Google ScholarTM



This item is licensed under a Creative Commons License Creative Commons