Please use this identifier to cite or link to this item:
Title: Simulation of the electrical characteristics of MOS capacitors on strained-silicon substrates
Authors: Kelaidis, N.
Tsamis, Christos
Skarlatos, Dimitrios 
Issue Date: 2008
Publisher: WILEY-VCH Verlag GmbH & Co.
Source: physica status solidi (c), Volume 5 Issue 12, Pages 3647 - 3650
Abstract: In this work, we analyze the electrical characteristics of MOS capacitors fabricated on strained silicon substrates using the commercial software Taurus/Synopsis. The effect of various parameters such as Germanium concentration in the Si1-xGex virtual substrate, thickness of the strained-Silicon layer, oxide thickness, fixed charge and interface trapped charge on capacitance - voltage characteristics is examined. Experimental data are compared with simulation results. A strong influence of the s-Si/SiGe heterostructure and its proximity to the s-Si/SiO2 on the electrical characteristics of the system exists. Oxide charge inserted into simulation in order to fit experimental data shows an increase of charge with decreasing s-Si thickness. The effect of interface traps on simulated C-V characteristics is identical when traps are situated in the s-Si/SiO2 or the s-Si/SiGe interface. When increasing the thermal budget by increasing the post oxidation annealing time, the decrease of the hump phenomenon on the C-V curves can be attributed to the Germanium diffusion, according to simulation.
DOI: 10.1002/pssc.200780207
Rights: © 2008 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim
Type: Article
Appears in Collections:Άρθρα/Articles

Show full item record

Citations 20

checked on Nov 15, 2018

Page view(s) 10

Last Week
Last month
checked on Nov 17, 2018

Google ScholarTM



This item is licensed under a Creative Commons License Creative Commons