1. Ktisis Cyprus University of Technology

Tzafestas, Spyros G. (rp02178)

Network Lab View Statistics Email Alert RSS Feed

Publications

Refined By:
Fulltext:  No Fulltext
Date Issued:  [2000 TO 2009]

Results 1-6 of 6 (Search time: 0.002 seconds).

Issue DateTitleAuthor(s)
123-Aug-2009Tracking control using the strip-wise affine transformation: an experimental SoC designMoustris, George P. ; Deliparaschos, Kyriakos M. ; Tzafestas, Spyros G. 
2Jan-2008A parameterised genetic algorithm IP core: FPGA design, implementation and performance evaluationDoyamis, G. C. ; Tzafestas, Spyros G. ; Deliparaschos, Kyriakos M. 
3May-2007A parameterized genetic algorithm ip core design and implementationDeliparaschos, Kyriakos M. ; Doyamis, G.C. ; Tzafestas, Spyros G. 
4Jul-2006A parameterized T-S digital fuzzy logic processor: soft core VLSI design and FPGA implementationTzafestas, Spyros G. ; Deliparaschos, Kyriakos M. 
5Jan-2006Design and implementation of a fast digital fuzzy logic controller using FPGA technologyNenedakis, F.I ; Tzafestas, Spyros G. ; Deliparaschos, Kyriakos M. 
6Sep-2005A fast digital fuzzy logic controller: FPGA design and implementationNenedakis, F. I. ; Tzafestas, Spyros G. ; Deliparaschos, Kyriakos M.