An intelligent on-chip network for the cache/memory sub-system of chip multiprocessors


Project title
An intelligent on-chip network for the cache/memory sub-system of chip multiprocessors
Code
MNEMOCYNE
Project Coordinator
Start date
15-12-2010
Expected Completion
14-12-2012